Extra exam question E6C05
Subelement E6, CIRCUIT COMPONENTS· Group E6C
E6C05
Which of the following digital logic families has the lowest power consumption?
- A.Schottky TTL
- B.ECL
- C.NMOS
- D.CMOS (correct answer)
WhyCMOS is the digital logic family with the lowest power consumption among these choices. CMOS logic draws current mainly while switching states and very little in a steady logic state, giving it the lowest power consumption of the digital logic families listed, a major reason it displaced older families in most modern designs, answer D. Schottky TTL, ECL, and NMOS all draw meaningfully more standing current than CMOS does.
Published 2026-08-28 · Last updated 2026-08-28 · Question text is verbatim from the 2024-2028 NCVEC Element 4 pool (public domain); the explanation above is original writing, see our methodology.
Related questions
- E6C01What is the function of hysteresis in a comparator?
- E6C02What happens when the level of a comparator’s input signal crosses the threshold voltage?
- E6C03What is tri-state logic?
- E6C04Which of the following is an advantage of BiCMOS logic?
- E6C06Why do CMOS digital integrated circuits have high immunity to noise on the input signal or power supply?